Abstract
Disparity estimation for high-definition 3DTV applications demands high computational cost and memory cost, which prohibits its real-time applications. To solve this problem, this chapter proposes the downsampled matching cost to substantially reduce the computational cost, and the hardware-efficient cost diffusion to decrease the memory cost in disparity optimization. To further refine the quality, this chapter proposes new temporal consistency enhancement to deal with flicker and foreground copy artifacts, and the intra/inter-view occlusion handling to refine disparity maps. The proposed algorithm is implemented with a three-stage pipelining architecture. The final disparity estimation engine can achieve 95 frames/s throughput to support three HD1080p views with 1645K gate counts and 59.4-Kbyte internal memory. The objective evaluation shows our disparity quality is comparable to the state-of-the-art algorithm.
Original language | English |
---|---|
Title of host publication | Emerging Technologies for 3D Video |
Subtitle of host publication | Creation, Coding, Transmission and Rendering |
Publisher | John Wiley and Sons |
Pages | 468-485 |
Number of pages | 18 |
ISBN (Print) | 9781118355114 |
DOIs | |
State | Published - 22 Apr 2013 |
Keywords
- 3D video
- Disparity estimation
- VLSI design