Quasi-planar NMOS FinFETs with sub-100nm gate lengths

N. Lindert*, Y. K. Choi, L. Chang, E. Anderson, W. Lee, T. J. King, J. Bokor, Chen-Ming Hu

*Corresponding author for this work

Research output: Contribution to conferencePaperpeer-review

14 Scopus citations


A simplified FinFET process having self-aligned double-gate advantage was developed. Device fabrication involved the development of silicon films from thermal oxidation of silion on insulator (SOI) wafers. The device was found to be insensitive to channel doping which showed the importance of the gate workfunction for scaling double gate devices.

Original languageEnglish
Number of pages2
StatePublished - 1 Jan 2001
EventDevice Research Conference (DRC) - Notre Dame, IN, United States
Duration: 25 Jun 200127 Jun 2001


ConferenceDevice Research Conference (DRC)
CountryUnited States
CityNotre Dame, IN

Fingerprint Dive into the research topics of 'Quasi-planar NMOS FinFETs with sub-100nm gate lengths'. Together they form a unique fingerprint.

Cite this