Prospects for low-power, high-speed MPUs using 1.5nm direct-tunneling gate oxide MOSFETs

Hisayo Sasaki Momose*, Mizuki Ono, Takashi Yoshitomi, Tatsuya Ohguro, Shin Ichi Nakamura, Masanobu Saito, Hiroshi Iwai

*Corresponding author for this work

Research output: Contribution to journalArticle

26 Scopus citations

Abstract

The ability to operate 1.5 nm direct-tunneling gate oxide MOSFETs at low power and high speed with a low supply voltage in the 0.5 V range is investigated. We extrapolate the performance of current high-end MPUs assuming that conventional 0.4 μm MOSFETs are replaced by such direct-tunneling gate oxide MOSFETs. A simple estimate shows that the high current drive of direct-tunneling gate oxide MOSFETs may lead to MPUs which operate at frequencies several times higher than today's, while consuming several times less power.

Original languageEnglish
Pages (from-to)707-714
Number of pages8
JournalSolid-State Electronics
Volume41
Issue number5
DOIs
StatePublished - May 1997

Fingerprint Dive into the research topics of 'Prospects for low-power, high-speed MPUs using 1.5nm direct-tunneling gate oxide MOSFETs'. Together they form a unique fingerprint.

  • Cite this