Pipelining technique for energy-aware datapaths

Wei Sheng Huang*, Tay Jyi Lin, Shih Hao Ou, Chih-Wei Liu, Chein Wei Jen

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

2 Scopus citations


This paper presents a novel method to improve the energy awareness of the pipelined datapaths for varying throughputs. It activates the pipeline registers only when necessary; i.e. a data item can bypass the pipeline registers when the operation is free of race from the succeeding one, and when the glitch is minimal. Then, the clock pulses of the unused pipeline registers are gated to reduce the energy dissipation. Compared to the conventional clock gating approach, our proposed on-demand pipelining eliminates all redundant clock pulses whenever the peak datarate is not reached. Moreover, our method has a constant input-tooutput latency for all operation modes, which significantly simplifies the integration tasks. In our simulations, the proposed on-demand pipelining saves up to 80% energy of conventional pipelined datapaths, and it can reduce about 34%̃39% energy dissipation of those with gated-clock only.

Original languageEnglish
Article number1464813
Pages (from-to)1218-1221
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
StatePublished - 1 Dec 2005
EventIEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 - Kobe, Japan
Duration: 23 May 200526 May 2005

Fingerprint Dive into the research topics of 'Pipelining technique for energy-aware datapaths'. Together they form a unique fingerprint.

Cite this