Parallel morphological image processing with an opto-electronic VLSI array processor

Wai-Chi Fang*, Timothy Shaw, Jeffrey Yu, Brian Lau, Yi Chun Lin

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

A parallel morphological image processor (MIP) has been developed onto a full-custom optoelectronic VLSI design by combining a 2-dimensional fine-grain parallel array architecture with on-chip focal-plane photodetectors and transmitters. The optical I/O array processor performs morphological functions on the opto-detected binary image with a programmable structuring element of any size. A specific language called MIPL is defined for parallel morphological image processing and fully supported by the MIP hardware. An 8×8 array processor prototype chip has been designed in 1.6 mm × 1.6 mm silicon area using the MOSIS 2-μm CMOS process.

Original languageEnglish
Title of host publicationPlenary, Special, Audio, Underwater Acoustics, VLSI, Neural Networks
PublisherPubl by IEEE
Pages409-412
ISBN (Print)0780309464
DOIs
StatePublished - 1 Jan 1993
Event1993 IEEE International Conference on Acoustics, Speech and Signal Processing - Minneapolis, MN, USA
Duration: 27 Apr 199330 Apr 1993

Publication series

NameProceedings - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing
Volume1
ISSN (Print)0736-7791

Conference

Conference1993 IEEE International Conference on Acoustics, Speech and Signal Processing
CityMinneapolis, MN, USA
Period27/04/9330/04/93

Fingerprint Dive into the research topics of 'Parallel morphological image processing with an opto-electronic VLSI array processor'. Together they form a unique fingerprint.

Cite this