On the design of power-rail ESD clamp circuits with gate leakage consideration in nanoscale CMOS technology

Ming-Dou Ker, Chih Ting Yeh

Research output: Contribution to journalArticlepeer-review

11 Scopus citations

Fingerprint Dive into the research topics of 'On the design of power-rail ESD clamp circuits with gate leakage consideration in nanoscale CMOS technology'. Together they form a unique fingerprint.

Chemical Compounds

Engineering & Materials Science