On Closing the Gap between Pre-Simulation and Post-Simulation Results in Nanometer Analog Layouts

Po Cheng Pan, Hung Wen Huang, Chien Chia Huang, Abhishek Patyal, Hung-Ming Chen, Tsun Yu Yang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In order to generate analog layout in advanced technology, it still remains lots of challenges due to the imprecise estimation of critical performance parameters. We propose an upgraded decision making framework, PEDefer, to decompose existing layout into decisive components for performance estimation. In this work, the objective is to synthesize layout solutions based on the performance estimation of user-defined constraints and existing templates. The constraints of the circuit are priorly tackled in the partition and layout enumeration stage. In addition, we attempt to have partial layout pieces as exchangeable blocks to perform pseudo-post-simulation, thus to put simulation factors in the evaluation during layout enumeration strategy. The experiments show that this flow guarantees valid analog layout results whose performances are closer to netlist-Ievel simulation than manual designed or migrated layouts with minimal overhead.

Original languageEnglish
Title of host publicationSMACD 2018 - 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages181-184
Number of pages4
ISBN (Print)9781538651520
DOIs
StatePublished - 13 Aug 2018
Event15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2018 - Prague, Czech Republic
Duration: 2 Jul 20185 Jul 2018

Publication series

NameSMACD 2018 - 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design

Conference

Conference15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2018
CountryCzech Republic
CityPrague
Period2/07/185/07/18

Fingerprint Dive into the research topics of 'On Closing the Gap between Pre-Simulation and Post-Simulation Results in Nanometer Analog Layouts'. Together they form a unique fingerprint.

  • Cite this

    Pan, P. C., Huang, H. W., Huang, C. C., Patyal, A., Chen, H-M., & Yang, T. Y. (2018). On Closing the Gap between Pre-Simulation and Post-Simulation Results in Nanometer Analog Layouts. In SMACD 2018 - 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (pp. 181-184). [8434883] (SMACD 2018 - 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/SMACD.2018.8434883