On-chip voltage down converter for low-power digital system

Shyh-Jye Jou*, Tsu Lin Chen

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

21 Scopus citations

Abstract

An on-chip differential-amplifier-based dc-to-dc voltage down converter (VDC) is proposed. The converter is a negative feedback-type voltage follower with precise internal reference voltage generator and high current drive capability. VDC converts 5 V to lower voltage so that the internal circuits of the chip are used. In this paper, 3 V is used as a test vehicle. The proposed VDC has characteristics such as output voltage remains 3 V over a large load current range (0-100 niA) and temperature dependency of 3.2 mV/°C. The VDC chip was fabricated in a 0.8-jum single-poly-double-metal CMOS process and layout size is 690210 -4im . The output voltage is stabilized within ±2.8% for supply voltage with ±10% variation achieved.

Original languageEnglish
Pages (from-to)617-625
Number of pages9
JournalIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Volume45
Issue number5
DOIs
StatePublished - 1 Dec 1998

Keywords

  • Dc-to-dc
  • Low-power digital system
  • Voltage down converter

Fingerprint Dive into the research topics of 'On-chip voltage down converter for low-power digital system'. Together they form a unique fingerprint.

Cite this