New design methodology and new differential logic circuits for the implementation of ternary logic systems in CMOS VLSI without process modification

Hong Yi Huang*, Chung-Yu Wu

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

1 Scopus citations

Abstract

A new design methodology is proposed and analyzed for the design of ternary logic systems. In the new ternary logic systems, no conversions among radices are required and only the two-state ternary literals associated with the ternary signals are transmitted in the whole system. With the new design methodology, the ternary systems can be realized by the dynamic CMOS logic circuits which are simple and fully compatible with those of the conventional binary logic circuits in process, power supply, and logic levels. A new dynamic differential logic called the CMOS Redundant Differential Logic (CRDL) is also developed to increase the logic flexibility and the circuit performance. Using the new design methodology and the CRDL circuits, the multiplier with redundant binary addition tree is designed in both non-pipelined and pipelined systems. The experimental chip has been fabricated and measured, which successfully verifies the correctness of the logic functions and the speed performance of the designed circuits.

Original languageEnglish
Pages (from-to)960-969
Number of pages10
JournalIEICE Transactions on Electronics
VolumeE77-C
Issue number6
StatePublished - 1 Jun 1994

Fingerprint Dive into the research topics of 'New design methodology and new differential logic circuits for the implementation of ternary logic systems in CMOS VLSI without process modification'. Together they form a unique fingerprint.

Cite this