New autosizing algorithm for CMOS combinational logic circuits

Chung-Yu Wu*, Jen Sheng Hwang

*Corresponding author for this work

Research output: Contribution to conferencePaperpeer-review

2 Scopus citations

Abstract

A sizing and constrained optimization algorithm for CMOS (complementary metal-oxide semiconductor) combinational logic circuits is presented. A constrained optimization problem is first transformed to a Lagrange multiplier form with a suitable cost function. Various techniques are applied to choose optimization variables, initial guess, and optimization direction and to reduce the occurrence of local minimum. As an example, the algorithm is applied to the minimization of power dissipation with a fixed delay constraint for the sizing of CMOS (complementary metal-oxide semiconductor) combinational logic circuits. It is shown that due to the proper choice of optimization variables, initial guess values, and optimization directions and the reduced occurrence of local minimum in the algorithm, the efficiency of the sizing and optimization are improved. The algorithm can be applied to many other circuit optimization problems with constraints.

Original languageEnglish
Pages242-246
Number of pages5
StatePublished - 1 Dec 1989
EventInternational Symposium on VLSI Technology, Systems and Applications - Proceedings of Technical Papers - Taipei, Taiwan
Duration: 17 May 198919 May 1989

Conference

ConferenceInternational Symposium on VLSI Technology, Systems and Applications - Proceedings of Technical Papers
CityTaipei, Taiwan
Period17/05/8919/05/89

Fingerprint Dive into the research topics of 'New autosizing algorithm for CMOS combinational logic circuits'. Together they form a unique fingerprint.

Cite this