Near-threshold all-digital PLL with dynamic voltage scaling power management

C. W. Chang*, K. Y. Chang, Y. H. Chu, Shyh-Jye Jou

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

1 Scopus citations

Abstract

A near-threshold all-digital phase-locked loop (ADPLL) with a power management unit (PMU) is presented to make the proposed ADPLL work reliably across variations and power consumption as well is reduced. When operated under near-threshold condition from 0.52 to 0.58 V V DD , the gated digitally controlled oscillator frequency range is from 90.8 to 245.7 MHz. When the ADPLL is operated at 0.52 V V DD , a lock-in time of 9.5 μs at 100 MHz output clock frequency is measured with an rms period jitter of 0.17% UI. With the PMU, the ADPLL power reduction at 130 MHz output frequency is 39% and the buck converter power consumption is nearly 30 μW. Consequently, the proposed ADPLL with PMU is suitable to eventdriven or low-voltage applications.

Original languageEnglish
Pages (from-to)109-111
Number of pages3
JournalElectronics Letters
Volume52
Issue number2
DOIs
StatePublished - 21 Jan 2016

Fingerprint Dive into the research topics of 'Near-threshold all-digital PLL with dynamic voltage scaling power management'. Together they form a unique fingerprint.

Cite this