Multiple path sensitization for hierarchical circuit testing

Chau-Chin Su*, Charles R. Kime

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations


The HPath algorithm for multiple-path sensitization in hierarchical, multilevel descriptions, which is based on semiregular structures within many VLSI circuits, is discussed. The algorithm which has been derived, implemented, and tested is applicable to circuits which can be described as semiregular and pseudocombinational for performance of testing functions related to test pattern generation, design-for-testability, built-in self-test, and diagnosis. HPath sensitizes the target paths, which may consist of multiple bits, one by one through hierarchically described circuits. Depending on the specification of each path, HPath propagates the path block by block in either the forward or backward direction. HPath is, in fact, a control mechanism which determines which path to sensitize and which block to propagate through. The sensitization is actually done by its two major components, GPath and FPath. GPath is an implicit enumeration algorithm which utilizes symbolic manipulation to achieve multiple-path sensitization for gate-level circuits. FPath is a rule-based subsystem which sensitizes multiple paths for functional-level descriptions through a sequence of rule applications. It is shown that GPath is not as efficient as FPath.

Original languageEnglish
Title of host publicationDigest of Papers - International Test Conference
PublisherPubl by IEEE
Number of pages10
ISBN (Print)0818620641
StatePublished - 1 Sep 1990
EventProceedings - International Test Conference 1990 - Washington, DC, USA
Duration: 10 Sep 199014 Sep 1990

Publication series

NameDigest of Papers - International Test Conference
ISSN (Print)0743-1686


ConferenceProceedings - International Test Conference 1990
CityWashington, DC, USA

Fingerprint Dive into the research topics of 'Multiple path sensitization for hierarchical circuit testing'. Together they form a unique fingerprint.

Cite this