Minimal equivalent circuit extraction for high-speed PCB signal traces analysis

Yi Ting Kuo*, Hsueh Yung Chao, Yiming Li

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Integrated circuit manufacturing and packaging are important issues in realization of advanced electron devices and solid-state circuits. In this paper we develop a minimal equivalent circuit extraction technique for the high-speed PCB circuit design. Different from the conventional one, the state-space equation is constructed based on the separate set of poles instead of the common set of poles. Illustrating example is performed to show the validity of the proposed method. The extracted equivalent circuit from the proposed method has circuit components two times fewer than those form the conventional one. Furthermore, the circuit extraction takes simulation time four times faster than that of the conventional one.

Original languageEnglish
Title of host publicationIEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages515-518
Number of pages4
ISBN (Print)1424406374, 9781424406371
DOIs
StatePublished - 2007
EventIEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007 - Tainan, Taiwan
Duration: 20 Dec 200722 Dec 2007

Publication series

NameIEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007

Conference

ConferenceIEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007
CountryTaiwan
CityTainan
Period20/12/0722/12/07

Fingerprint Dive into the research topics of 'Minimal equivalent circuit extraction for high-speed PCB signal traces analysis'. Together they form a unique fingerprint.

Cite this