Miniature RF test structure for on-wafer device testing and in-line process monitoring

Ming Hsiang Cho*, Ryan Lee, An Sam Peng, David Chen, Chune Sin Yeh, Lin-Kun Wu

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

2 Scopus citations

Abstract

In this brief, a miniature test structure for RF device characterization and process monitoring has been proposed. This new layout design can minimize the voltage drop across interconnects and can prevent capacitive coupling to devices. It consumes only 36% and 40% of the chip area of the conventional on-wafer and in-line test structures, respectively. The RF characteristics of the proposed test structure are shown to be in excellent agreement with those of the conventional ones.

Original languageEnglish
Pages (from-to)462-465
Number of pages4
JournalIEEE Transactions on Electron Devices
Volume55
Issue number1
DOIs
StatePublished - 1 Jan 2008

Keywords

  • MOSFET
  • Process monitoring
  • RF
  • Scribe line
  • Test structure

Fingerprint Dive into the research topics of 'Miniature RF test structure for on-wafer device testing and in-line process monitoring'. Together they form a unique fingerprint.

Cite this