Microarchitecture-aware floorplanning for processor performance optimization

Chi Ying Chen*, Juinn-Dar Huang, Hung-Ming Chen

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Fingerprint Dive into the research topics of 'Microarchitecture-aware floorplanning for processor performance optimization'. Together they form a unique fingerprint.

Engineering & Materials Science