Low power smart vision system based on active pixel sensor integrated with programmable neural processor

Wai-Chi  Fang*, Guang Yang, Bedabrata Pain, Bing J. Sheu

*Corresponding author for this work

Research output: Contribution to conferencePaper

3 Scopus citations

Abstract

A low power smart vision system based on a large format (currently 1 K×1 K) active pixel sensor (APS) integrated with a programmable neural processor for fast vision applications is presented. The concept of building a low power smart vision system is demonstrated by a system design which is composed with an APS sensor, a smart image window handler, and a neural processor. The paper also shows that it is feasible to put the whole smart vision system into a single chip in a standard CMOS technology. This smart vision system on-a-chip can take the combined advantages of the optics and electronics to achieve ultra-high-speed smart sensory information processing and analysis at the focal plane . The proposed system will enable many applications including robotics and machine vision, guidance and navigation, automotive applications, and consumer electronics. Future applications will also include scientific sensors such as those suitable for highly integrated imaging systems used in NASA deep space and planetary spacecraft.

Original languageEnglish
Pages429-434
Number of pages6
DOIs
StatePublished - 1 Dec 1997
EventProceedings of the 1997 International Conference on Computer Design - Austin, TX, USA
Duration: 12 Oct 199715 Oct 1997

Conference

ConferenceProceedings of the 1997 International Conference on Computer Design
CityAustin, TX, USA
Period12/10/9715/10/97

Fingerprint Dive into the research topics of 'Low power smart vision system based on active pixel sensor integrated with programmable neural processor'. Together they form a unique fingerprint.

  • Cite this

    Fang, W-C., Yang, G., Pain, B., & Sheu, B. J. (1997). Low power smart vision system based on active pixel sensor integrated with programmable neural processor. 429-434. Paper presented at Proceedings of the 1997 International Conference on Computer Design, Austin, TX, USA, . https://doi.org/10.1109/ICCD.1997.628905