Low-power multirate architecture for if digital frequency down converter

Shyh-Jye Jou*, Shou Yang Wu, Chorng Kuang Wang

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

18 Scopus citations

Abstract

In this paper, a novel low-power multirate architecture for an IF digital frequency downconversion process is presented. The architecture design is the combination of 4-11 oversampling technique and multistage interpolated finite impulse response (IFIR) filter design based on multirate algorithm. It can have very low-power dissipation owing to its reduction in hardware complexity and operational freque.cy. The design example shows that it consumes only 24% power of direct implementation while occupying 26% less area.

Original languageEnglish
Pages (from-to)1487-1494
Number of pages8
JournalIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Volume45
Issue number11
DOIs
StatePublished - 1 Dec 1998

Keywords

  • Frequency down converter
  • Low power
  • Multirate architecture

Fingerprint Dive into the research topics of 'Low-power multirate architecture for if digital frequency down converter'. Together they form a unique fingerprint.

Cite this