Low-power floating bitline 8-T SRAM design with write assistant circuits

Hao I. Yang; Ssu Yun Lai; Wei Hwang

doi:10.1109/SOCC.2008.4641519

Low-power floating bitline 8-T SRAM design with write assistant circuits

Hao I. Yang^*, Ssu Yun Lai, Wei Hwang

^*Corresponding author for this work

Department of Electronics Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

3 Scopus citations

Abstract

Low power SRAM plays a key important role on SoC designs. In this paper, low-power floating bitline Read/Write scheme and Write assistant circuits are proposed. Read/Write replica circuits are also designed for wide-voltage range operations. A 32-Kb SRAM subarray is implemented in UMC 90nm CMOS technology. It can operate at 1GHz when Vdd is 1V and at 143MHz when Vdd is 0.5V. Moreover, it consumes around 6.6mW to 670uW during access cycles.

Original language	English
Title of host publication	2008 IEEE International SOC Conference, SOCC
Pages	239-242
Number of pages	4
DOIs	https://doi.org/10.1109/SOCC.2008.4641519
State	Published - 1 Dec 2008
Event	2008 IEEE International SOC Conference, SOCC - Newport Beach, CA, United States Duration: 17 Sep 2008 → 20 Sep 2008

Publication series

Name	2008 IEEE International SOC Conference, SOCC

Conference

Conference	2008 IEEE International SOC Conference, SOCC
Country	United States
City	Newport Beach, CA
Period	17/09/08 → 20/09/08

Access to Document

10.1109/SOCC.2008.4641519

Fingerprint Dive into the research topics of 'Low-power floating bitline 8-T SRAM design with write assistant circuits'. Together they form a unique fingerprint.

Cite this

@inproceedings{1d7a44f2adf543d9b3a161dc9ab0002a,

title = "Low-power floating bitline 8-T SRAM design with write assistant circuits",

abstract = "Low power SRAM plays a key important role on SoC designs. In this paper, low-power floating bitline Read/Write scheme and Write assistant circuits are proposed. Read/Write replica circuits are also designed for wide-voltage range operations. A 32-Kb SRAM subarray is implemented in UMC 90nm CMOS technology. It can operate at 1GHz when Vdd is 1V and at 143MHz when Vdd is 0.5V. Moreover, it consumes around 6.6mW to 670uW during access cycles.",

author = "Yang, {Hao I.} and Lai, {Ssu Yun} and Wei Hwang",

year = "2008",

month = dec,

day = "1",

doi = "10.1109/SOCC.2008.4641519",

language = "English",

isbn = "9781424425969",

series = "2008 IEEE International SOC Conference, SOCC",

pages = "239--242",

booktitle = "2008 IEEE International SOC Conference, SOCC",

note = "null ; Conference date: 17-09-2008 Through 20-09-2008",

}

TY - GEN

T1 - Low-power floating bitline 8-T SRAM design with write assistant circuits

AU - Yang, Hao I.

AU - Lai, Ssu Yun

AU - Hwang, Wei

PY - 2008/12/1

Y1 - 2008/12/1

N2 - Low power SRAM plays a key important role on SoC designs. In this paper, low-power floating bitline Read/Write scheme and Write assistant circuits are proposed. Read/Write replica circuits are also designed for wide-voltage range operations. A 32-Kb SRAM subarray is implemented in UMC 90nm CMOS technology. It can operate at 1GHz when Vdd is 1V and at 143MHz when Vdd is 0.5V. Moreover, it consumes around 6.6mW to 670uW during access cycles.

AB - Low power SRAM plays a key important role on SoC designs. In this paper, low-power floating bitline Read/Write scheme and Write assistant circuits are proposed. Read/Write replica circuits are also designed for wide-voltage range operations. A 32-Kb SRAM subarray is implemented in UMC 90nm CMOS technology. It can operate at 1GHz when Vdd is 1V and at 143MHz when Vdd is 0.5V. Moreover, it consumes around 6.6mW to 670uW during access cycles.

UR - http://www.scopus.com/inward/record.url?scp=67650242695&partnerID=8YFLogxK

U2 - 10.1109/SOCC.2008.4641519

DO - 10.1109/SOCC.2008.4641519

M3 - Conference contribution

AN - SCOPUS:67650242695

SN - 9781424425969

T3 - 2008 IEEE International SOC Conference, SOCC

SP - 239

EP - 242

BT - 2008 IEEE International SOC Conference, SOCC

Y2 - 17 September 2008 through 20 September 2008

ER -

Low-power floating bitline 8-T SRAM design with write assistant circuits

Abstract

Publication series

Conference

Access to Document

Other files and links

Cite this