Low interface trap density Al2O3/In 0.53Ga0.47As MOS capacitor fabricated on MOCVD-grown InGaAs epitaxial layer on Si substrate

Yueh Chin Lin, Mao Lin Huang, Chen Yu Chen, Meng Ku Chen, Hung Ta Lin, Pang Yan Tsai, Chun Hsiung Lin, Hui Cheng Chang, Tze Liang Lee, Chia Chiung Lo, Syun Ming Jang, Carlos H. Diaz, He Yong Hwang, Yuan Chen Sun, Edward Yi Chang*

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

16 Scopus citations

Abstract

A low interface trap density (Dit) Al2O3/In 0.53Ga0.47As/Si MOS capacitor fabricated on an In 0.53Ga0.47As heterostructure layer directly grown on a 300mm on-axis Si(100) substrate by MOCVD with a very thin buffer layer is demonstrated. Compared with the MOS capacitors fabricated on the In 0.53Ga0.47As layer grown on the lattice-matched InP substrate, the Al2O3/In0.53Ga0.47As MOS capacitors fabricated on the Si substrate exhibit excellent capacitance-voltage characteristics with a small frequency dispersion of approximately 2.5%/decade and a low interface trap density Dit close to 5.5 × 1011cm-2 eV-1. The results indicate the potential of integrating high-mobility InGaAs-based materials on a 300mm Si wafer for post- CMOS device application in the future.

Original languageEnglish
Article number041202
JournalApplied Physics Express
Volume7
Issue number4
DOIs
StatePublished - 1 Jan 2014

Fingerprint Dive into the research topics of 'Low interface trap density Al<sub>2</sub>O<sub>3</sub>/In <sub>0.53</sub>Ga<sub>0.47</sub>As MOS capacitor fabricated on MOCVD-grown InGaAs epitaxial layer on Si substrate'. Together they form a unique fingerprint.

Cite this