Leveraging data lifetime for energy-Aware last level non-volatile sram caches using redundant store elimination

Hsiang Jen Tsai, Chien Chih Chen, Keng Hao Yang, Ting Chin Yang, Li Yue Huang, Ching Hao Chung, Meng Fan Chang, Tien-Fu Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Scopus citations

Abstract

NVM has commonly been used to address increasingly large last-level caches (LLCs) requirements by reducing leakage. However, frequent data-writing operations result in increased energy consumption. In this context, a promising memory technology, Non-volatile SRAM (nvSRAM), enables normal and standby operation modes which can be used to store various types of data. However, nvSRAM suffers from high dynamic energy usage due to frequent switching between operation modes. In this paper, we propose a redundant store elimination (RSE) scheme which, on average, discards 94% of needless bitwrite operations. Moreover, we present a retention-Aware cache management policy to reduce data updates of cache blocks, based on the correlation between data lifetime and cache types. Experimental results demonstrate that our proposal can improve energy consumption of SRAM-based and RRAM-based LLCs by 57% and 31%, respectively.

Original languageEnglish
Title of host publicationDAC 2014 - 51st Design Automation Conference, Conference Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Print)9781479930173
DOIs
StatePublished - 1 Jan 2014
Event51st Annual Design Automation Conference, DAC 2014 - San Francisco, CA, United States
Duration: 2 Jun 20145 Jun 2014

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X

Conference

Conference51st Annual Design Automation Conference, DAC 2014
CountryUnited States
CitySan Francisco, CA
Period2/06/145/06/14

Keywords

  • Energy reduction
  • Memory structure
  • Multi-core
  • Non-volatile SRAM
  • Nonvolatile memory
  • On-chip cache architecture
  • Redundant store elimination

Fingerprint Dive into the research topics of 'Leveraging data lifetime for energy-Aware last level non-volatile sram caches using redundant store elimination'. Together they form a unique fingerprint.

  • Cite this

    Tsai, H. J., Chen, C. C., Yang, K. H., Yang, T. C., Huang, L. Y., Chung, C. H., Chang, M. F., & Chen, T-F. (2014). Leveraging data lifetime for energy-Aware last level non-volatile sram caches using redundant store elimination. In DAC 2014 - 51st Design Automation Conference, Conference Proceedings [2593153] (Proceedings - Design Automation Conference). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1145/2593069.2593153