Layout design and verification for cell library to improve ESD/latchup reliability in deep-submicron CMOS technology

Ming-Dou Ker*, Jeng Jie Peng

*Corresponding author for this work

Research output: Contribution to journalConference article

7 Scopus citations

Abstract

A methodology to verify the ESD and latchup reliability of CMOS cell libraries has been proposed. The ESD- or latchup-sensitive layout in the cell library can be found by this proposed methodology with DRC (design rules check) and ERC (electrical rules check), before the chip is fabricated. By changing the layout in the suggested way of high immunity to ESD and latchup without increasing the layout area of the internal cores, the ESD and latchup reliability of CMOS IC's assembled by the verified cell library can be significantly improved without trial-and-error design modification and wafer fabrication.

Original languageEnglish
Pages (from-to)537-540
Number of pages4
JournalProceedings of the Custom Integrated Circuits Conference
DOIs
StatePublished - 1 Jan 1998
EventProceedings of the 1998 IEEE Custom Integrated Circuits Conference - Santa Clara, CA, USA
Duration: 11 May 199814 May 1998

Fingerprint Dive into the research topics of 'Layout design and verification for cell library to improve ESD/latchup reliability in deep-submicron CMOS technology'. Together they form a unique fingerprint.

Cite this