Lateral field enhanced band-trap-band tunneling current in a 0.5 μm "OFF" state MOSFET

Ta-Hui Wang, C. Huang, T. E. Chang, J. W. Chou, C. Y. Chang

Research output: Contribution to conferencePaper

Abstract

An interface trap assisted tunneling mechanism which includes hole tunneling from interface traps to the valence band and electron tunneling from interface traps to the conduction band is presented to model the drain leakage current in a 0.5 μm LATID n-MOSFET. In the experiment, the device was subject to a DC voltage stress to generate interface traps. Based on our proposed bandtrap-band tunneling, the increased drain leakage current can be adequately described by an analytical expression of ΔId=Aexp(-Bit/F) with a Bit of 13 MV/cm, which is much lower than that (36 MV/cm) of direct band-to-band tunneling.

Original languageEnglish
DOIs
StatePublished - 1 Jan 1994
Event1994 International Electron Devices and Materials Symposium, EDMS 1994 - Hsinchu, Taiwan
Duration: 12 Jul 199415 Jul 1994

Conference

Conference1994 International Electron Devices and Materials Symposium, EDMS 1994
CountryTaiwan
CityHsinchu
Period12/07/9415/07/94

Fingerprint Dive into the research topics of 'Lateral field enhanced band-trap-band tunneling current in a 0.5 μm "OFF" state MOSFET'. Together they form a unique fingerprint.

  • Cite this

    Wang, T-H., Huang, C., Chang, T. E., Chou, J. W., & Chang, C. Y. (1994). Lateral field enhanced band-trap-band tunneling current in a 0.5 μm "OFF" state MOSFET. Paper presented at 1994 International Electron Devices and Materials Symposium, EDMS 1994, Hsinchu, Taiwan. https://doi.org/10.1109/EDMS.1994.771216