Latchup current self-stop circuit for whole-chip latchup prevention in bulk CMOS integrated circuits

Jeng Jie Peng, Ming-Dou Ker, Hsin Chin Jiang

Research output: Contribution to journalArticlepeer-review

10 Scopus citations

Abstract

A latchup current self-stop methodology and circuit design, which are used to prevent damage in the bulk CMOS integrated circuits due to latchup, are proposed in this paper. In a bulk CMOS chip, the core circuit blocks are always latchup sensitive due to a low holding voltage of the parasitic SCR path. The proposed latchup prevention methodology and circuit design can detect and stop the occurrence of latchup without any process modification or extra fabrication cost. It is suitable for whole-chip latchup prevention of bulk CMOS integrated circuits. This proposed latchup current self-stop methodology and circuit have been verified in a 0.5-μm 1P3M bulk CMOS process.

Original languageEnglish
Pages (from-to)V/537-V/540
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume5
DOIs
StatePublished - 1 Jan 2002

Fingerprint Dive into the research topics of 'Latchup current self-stop circuit for whole-chip latchup prevention in bulk CMOS integrated circuits'. Together they form a unique fingerprint.

Cite this