Latch-up protection design with corresponding complementary current to suppress the effect of external current triggers

Hui Wen Tsai, Ming-Dou Ker

Research output: Contribution to journalArticlepeer-review

2 Scopus citations

Abstract

The robustness against latch-up in the integrated circuits can be improved by supporting complementary current at the pad under the latch-up current test (I-test). By inserting additional junctions to form parasitic bipolar sensors, the external trigger can be monitored, and the ESD protection devices can be applied to provide such current and decrease the related perturbation to the internal circuits. The proposed design and the previous work with a single guard ring have been fabricated in the same 0.5-μm 5-V process. The experimental results confirm the enhanced latch-up tolerance of this work and the practicability in the SOC era.

Original languageEnglish
Article number2424377
Pages (from-to)242-249
Number of pages8
JournalIEEE Transactions on Device and Materials Reliability
Volume15
Issue number2
DOIs
StatePublished - 1 Jan 2015

Keywords

  • Electrostatic discharge (ESD) protection
  • Guard ring
  • Latch-up

Fingerprint Dive into the research topics of 'Latch-up protection design with corresponding complementary current to suppress the effect of external current triggers'. Together they form a unique fingerprint.

Cite this