JAIP-MP: A four-core Java application processor for embedded systems

Chun-Jen Tsai*, Tsung Han Wu, Hung Cheng Su, Cheng Yang Chen

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

Abstract

In this chapter, we present a four-core Java application processor, JAIP-MP. In addition to supporting multi-core coherent data accesses to shared memory, each processor core in JAIP-MP is a hardwired Java core that is capable of dynamic class loading, two-fold bytecode execution, object-oriented dynamic resolution, method/object caching, Java exception handling, preemptive multithreading, and memory management. Most of the essential OS kernel functions are implemented in hardware. In particular, the preemptive multi-threading performance is much higher than that of a software-based VM running on a traditional OS kernel such as Linux. Currently, single-cycle context switching with a time quantum as small as 20 μs can be achieved by each core. More importantly, the Java language model itself makes it possible to maintain binary portability of application software regardless of the hardwired OS kernel component. In summary, JAIP-MP could be used to study the potential benefits of OS kernel implementation in hardware.

Original languageEnglish
Pages (from-to)170-192
Number of pages23
JournalIFIP Advances in Information and Communication Technology
Volume483
DOIs
StatePublished - 1 Jan 2016
Event23rd IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2015 - Daejeon, Korea, Republic of
Duration: 5 Oct 20157 Oct 2015

Keywords

  • Embedded SoC
  • Hardwired operating system kernel
  • Java processors
  • Multi-core processors

Fingerprint Dive into the research topics of 'JAIP-MP: A four-core Java application processor for embedded systems'. Together they form a unique fingerprint.

Cite this