Iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping

Juinn-Dar Huang*, Jing Yang Jou, Wen Zen Shen

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

9 Scopus citations

Fingerprint Dive into the research topics of 'Iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping'. Together they form a unique fingerprint.

Engineering & Materials Science