Investigations of an independent double-gated polycrystalline silicon nanowire thin film transistor for nonvolatile memory operations

Wei Chen Chen*, Horng-Chih Lin, Tiao Yuan Huang

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

1 Scopus citations

Abstract

In this study, we investigate the merits of an independent double-gated configuration for nonvolatile memory operations. In contrast to the convention where the programming/erasing gate also acts as the read gate, a dedicated read gate with an oxide-only dielectric is proposed in the new mode. Using the same device under identical programming/erasing conditions, greatly improved programming speed (e.g., 61% increase under the stress condition of 18V for 10μs) is achieved, while the erasing speed, albeit initially retarded, shows enhancement when the erasing time is larger than a certain value, which can be explained by the back-gate bias effects. Retention characterization indicates that the new mode offers a larger memory window after 10 year extrapolation. In addition, a proper auxiliary gate bias applied during programming/erasing processes is found to improve the programming/erasing speed. Finally, by taking advantage of the separate-gated feature, two independent storage sites can be obtained by employing an oxide-nitride-oxide layer as the dielectric for both gates, thus realizing 2-bit/cell functionality.

Original languageEnglish
Article number085002
JournalJapanese Journal of Applied Physics
Volume50
Issue number8 PART 1
DOIs
StatePublished - 1 Aug 2011

Fingerprint Dive into the research topics of 'Investigations of an independent double-gated polycrystalline silicon nanowire thin film transistor for nonvolatile memory operations'. Together they form a unique fingerprint.

Cite this