Instruction set extension generation with considering physical constraints

I. Wei Wu*, Shih Chia Huang, Chung-Ping Chung, Jyh-Jiun Shann

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations

Abstract

In this paper, we propose new algorithms for both ISE exploration and selection with considering important physical constraints such as pipestage timing and instruction set architecture (ISA) format, silicon area and register file. To handle these considerations, an ISE exploration algorithm is proposed. It not only explores ISE candidates but also their implementation option to minimize the execution time meanwhile using less silicon area. In ISE selection, many researches only take silicon area into account, but it is not comprehensive. In this paper, we formulate ISE selection as a multiconstrained 0-1 knapsack problem so that it can consider multiple constraints. Results with MiBench indicate that under same number of ISE, our approach achieves 69.43%, 1.26% and 33.8% (max., min. and avg., respectively) of further reduction in silicon area and also has maximally 1.6% performance improvement compared with the previous one.

Original languageEnglish
Title of host publicationHigh Performance Embedded Architectures and Compilers - Second International Conference, HiPEAC 2007, Proceedings
Pages291-305
Number of pages15
DOIs
StatePublished - 1 Dec 2007
Event2nd International Conference on High-Performance Embedded Architectures and Compilers, HiPEAC 2007 - Ghent, Belgium
Duration: 28 Jan 200730 Jan 2007

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume4367 LNCS
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Conference

Conference2nd International Conference on High-Performance Embedded Architectures and Compilers, HiPEAC 2007
CountryBelgium
CityGhent
Period28/01/0730/01/07

Keywords

  • ASIP
  • Extensible processors
  • Instruction set extension
  • Pipestage timing constraint

Fingerprint Dive into the research topics of 'Instruction set extension generation with considering physical constraints'. Together they form a unique fingerprint.

  • Cite this

    Wu, I. W., Huang, S. C., Chung, C-P., & Shann, J-J. (2007). Instruction set extension generation with considering physical constraints. In High Performance Embedded Architectures and Compilers - Second International Conference, HiPEAC 2007, Proceedings (pp. 291-305). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4367 LNCS). https://doi.org/10.1007/978-3-540-69338-3_20