A new approach for implementing a digital decimator for high-speed ΣΔ modulators is presented. With the use of carry-saved adders, this decimator is able to operate at high speeds while maintaining the same throughput. By using systematic modular design, this filter can be easily designed and implemented with any order and any length, which greatly reduces the time and effort for circuit design. A prototype of a fourth-order length-16 digital comb filter has been implemented with a 1.2μm standard CMOS process. With a single 5V power supply, this filter can operate at a frequency up to 115MHz. The power consumption is about 35mW and the active area is 1083 × 965 μm2.
|Number of pages||4|
|State||Published - 1 Dec 1999|
|Event||1999 IEEE 42nd Midwest Symposium on Circuits and Sistems - Las Cruces, NM, USA|
Duration: 8 Aug 1999 → 11 Aug 1999
|Conference||1999 IEEE 42nd Midwest Symposium on Circuits and Sistems|
|City||Las Cruces, NM, USA|
|Period||8/08/99 → 11/08/99|