High gain and low noise single balanced wireless receiver front-end circuit design

Zhe Yang Huang*, Che Cheng Huang, Jung Mao Lin, Chung-Chih Hung

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This paper presents a wideband wireless receiver front-end for 3.1-5.0GHz band group-1 (BG-1) WiMedia application. The front-end circuits are designed in 0.18um standard CMOS process. The experimental results show the maximum conversion power gain is 45.5dB; minimum noise figure is 2.9dB. Input return loss is lower than -9.3dB and output return loss is lower than -6.8dB. The maximum LO conversion power is 0dBm. 3dB working frequency is 1.9GHz (3.1GHz-5.0GHz) Total power consumption is 24.3mW including LNA, mixer and all buffers. Total chip area is 1.27mm2 including dummy and pads.

Original languageEnglish
Title of host publicationInnovation for Applied Science and Technology
Pages2647-2651
Number of pages5
DOIs
StatePublished - 20 Feb 2013
Event2nd International Conference on Engineering and Technology Innovation 2012, ICETI 2012 - Kaohsiung, Taiwan
Duration: 2 Nov 20126 Nov 2012

Publication series

NameApplied Mechanics and Materials
Volume284-287
ISSN (Print)1660-9336
ISSN (Electronic)1662-7482

Conference

Conference2nd International Conference on Engineering and Technology Innovation 2012, ICETI 2012
CountryTaiwan
CityKaohsiung
Period2/11/126/11/12

Keywords

  • Front-End and Wideband
  • LNA
  • Mixer

Fingerprint Dive into the research topics of 'High gain and low noise single balanced wireless receiver front-end circuit design'. Together they form a unique fingerprint.

Cite this