The goal of this is to establish the basic framework and theoretical foundations for the hierarchical model order reduction with an emphasis on signal integrity analysis. The proposed algorithm, HMOR (Hierarchical Model Order Reduction), performs model reduction for both linear elements and independent sources simultaneously and hierarchically. Hence it is very suitable for fast timing and signal integrity analysis for tightly coupled RLC interconnects or with lots of independent sources such as power delivery circuits. It can fully utilize RICE  and PRIMA  to perform moment matching in the subcircuits to achieve the best performance and reduction ratio with passivity guarantee. HMOR significantly speeds up the simulation time for minor modified circuits. Combining with hierarchical interconnect synthesis algorithms such as routing, sizing and repeater insertion, HMOR can speed up N times over flat analysis where N is the number of circuit elements in the tree. In addition, we also develop a FM-based partition algorithm to partition the circuit into small weak-coupled blocks to enhance runtime. This extension enables HMOR to handle the interconnect topology with loops, meshes, even with complicated current return paths.
|Number of pages||6|
|Journal||Proceedings of the IEEE Great Lakes Symposium on VLSI|
|State||Published - 1 Jan 2001|
|Event||11th Great Lakes Sysmposium on VLSI (GLSVLSI 2001) - West Lafayette, IN, United States|
Duration: 22 Mar 2001 → 23 Mar 2001