Geometry-scalable parasitic deembedding methodology for on-wafer microwave characterization of MOSFETs

Ming Hsiang Cho*, David Chen, Ryan Lee, An Sam Peng, Lin-Kun Wu, Chune Sin Yeh

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

7 Scopus citations

Abstract

This paper presents a geometry-scalable parasitic deembedding technique for on-wafer S-parameter measurements of silicon MOSFETs. The proposed methodology is based on the transmission-line theory and the cascade and parallel combinations of two-port networks. We use only one "reflect" and one "thru" dummy structure on a wafer to remove the feeding networks with arbitrary geometry surrounding the MOS transistors. The shielding technique is employed to improve the substrate isolation and fixture scalability. To mitigate the parasitic effects of the dangling leg between the MOSFET and the ground plane, microstriplike interconnects are introduced to mount the devices. Full-wave electromagnetic simulations were also accomplished to substantiate the interconnect scalability and network combinations. The MOS transistors and deembedding dummy patterns were implemented in a 0.13- μ standard CMOS technology and characterized up to 30 GHz. Compared with the conventional deembedding methods, the proposed approach consumes less than 33% of chip area and characterization time for modeling test keys, while still maintaining high accuracy.

Original languageEnglish
Pages (from-to)299-305
Number of pages7
JournalIEEE Transactions on Electron Devices
Volume56
Issue number2
DOIs
StatePublished - 23 Jan 2009

Keywords

  • Deembedding
  • Microwave measurements
  • Modeling
  • MOSFETs
  • Parasitics

Fingerprint Dive into the research topics of 'Geometry-scalable parasitic deembedding methodology for on-wafer microwave characterization of MOSFETs'. Together they form a unique fingerprint.

Cite this