FPGA implementation of OFDM baseband processor

Kuohua Sung; Terng-Yin Hsu

doi:10.1109/DESEC.2017.8073864

FPGA implementation of OFDM baseband processor

Kuohua Sung, Terng-Yin Hsu

Institute of Computer Science and Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

This paper explains how to use a field programmable gate array (FPGA) evaluation board, which has limited resources, to build a reduced version of the OFDM baseband processor platform. The contribution in this paper is to propose conversion approaches and establish that these efficient approaches can be used to translate the design of the silicon OFDM-baseband processor into the design of a FPGA. The innovation in this paper is in providing a simple and effective way to accomplish a pipelined divider on an FPGA.

Original language	English
Title of host publication	2017 IEEE Conference on Dependable and Secure Computing
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	466-467
Number of pages	2
ISBN (Electronic)	9781509055692
DOIs	https://doi.org/10.1109/DESEC.2017.8073864
State	Published - 18 Oct 2017
Event	2017 IEEE Conference on Dependable and Secure Computing - Taipei, Taiwan Duration: 7 Aug 2017 → 10 Aug 2017

Publication series

Name	2017 IEEE Conference on Dependable and Secure Computing

Conference

Conference	2017 IEEE Conference on Dependable and Secure Computing
Country	Taiwan
City	Taipei
Period	7/08/17 → 10/08/17

Keywords

CE: Clock Enable
IP: Intellectual Property OFDM: Orthogonal Frequency-Division Multiplexing
LUT: Look-Up Table
MIMO: Multpile-Input and Multiple-Output
MMCM: Mixed-Mode Clock Manager
OR1200: OpenRISC 1200
RALU: Reconfigurable Arithmatic Logic Unit

Access to Document

10.1109/DESEC.2017.8073864

Fingerprint Dive into the research topics of 'FPGA implementation of OFDM baseband processor'. Together they form a unique fingerprint.

Cite this

@inproceedings{5f4d717ab9e34cdc8bf6f67d192a50cb,

title = "FPGA implementation of OFDM baseband processor",

abstract = "This paper explains how to use a field programmable gate array (FPGA) evaluation board, which has limited resources, to build a reduced version of the OFDM baseband processor platform. The contribution in this paper is to propose conversion approaches and establish that these efficient approaches can be used to translate the design of the silicon OFDM-baseband processor into the design of a FPGA. The innovation in this paper is in providing a simple and effective way to accomplish a pipelined divider on an FPGA.",

keywords = "CE: Clock Enable, IP: Intellectual Property OFDM: Orthogonal Frequency-Division Multiplexing, LUT: Look-Up Table, MIMO: Multpile-Input and Multiple-Output, MMCM: Mixed-Mode Clock Manager, OR1200: OpenRISC 1200, RALU: Reconfigurable Arithmatic Logic Unit",

author = "Kuohua Sung and Terng-Yin Hsu",

year = "2017",

month = oct,

day = "18",

doi = "10.1109/DESEC.2017.8073864",

language = "English",

series = "2017 IEEE Conference on Dependable and Secure Computing",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "466--467",

booktitle = "2017 IEEE Conference on Dependable and Secure Computing",

address = "United States",

note = "null ; Conference date: 07-08-2017 Through 10-08-2017",

}

Sung, K & Hsu, T-Y 2017, FPGA implementation of OFDM baseband processor. in 2017 IEEE Conference on Dependable and Secure Computing., 8073864, 2017 IEEE Conference on Dependable and Secure Computing, Institute of Electrical and Electronics Engineers Inc., pp. 466-467, 2017 IEEE Conference on Dependable and Secure Computing, Taipei, Taiwan, 7/08/17. https://doi.org/10.1109/DESEC.2017.8073864

FPGA implementation of OFDM baseband processor. / Sung, Kuohua; Hsu, Terng-Yin.

2017 IEEE Conference on Dependable and Secure Computing. Institute of Electrical and Electronics Engineers Inc., 2017. p. 466-467 8073864 (2017 IEEE Conference on Dependable and Secure Computing).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - FPGA implementation of OFDM baseband processor

AU - Sung, Kuohua

AU - Hsu, Terng-Yin

PY - 2017/10/18

Y1 - 2017/10/18

N2 - This paper explains how to use a field programmable gate array (FPGA) evaluation board, which has limited resources, to build a reduced version of the OFDM baseband processor platform. The contribution in this paper is to propose conversion approaches and establish that these efficient approaches can be used to translate the design of the silicon OFDM-baseband processor into the design of a FPGA. The innovation in this paper is in providing a simple and effective way to accomplish a pipelined divider on an FPGA.

AB - This paper explains how to use a field programmable gate array (FPGA) evaluation board, which has limited resources, to build a reduced version of the OFDM baseband processor platform. The contribution in this paper is to propose conversion approaches and establish that these efficient approaches can be used to translate the design of the silicon OFDM-baseband processor into the design of a FPGA. The innovation in this paper is in providing a simple and effective way to accomplish a pipelined divider on an FPGA.

KW - CE: Clock Enable

KW - IP: Intellectual Property OFDM: Orthogonal Frequency-Division Multiplexing

KW - LUT: Look-Up Table

KW - MIMO: Multpile-Input and Multiple-Output

KW - MMCM: Mixed-Mode Clock Manager

KW - OR1200: OpenRISC 1200

KW - RALU: Reconfigurable Arithmatic Logic Unit

UR - http://www.scopus.com/inward/record.url?scp=85039912578&partnerID=8YFLogxK

U2 - 10.1109/DESEC.2017.8073864

DO - 10.1109/DESEC.2017.8073864

M3 - Conference contribution

AN - SCOPUS:85039912578

T3 - 2017 IEEE Conference on Dependable and Secure Computing

SP - 466

EP - 467

BT - 2017 IEEE Conference on Dependable and Secure Computing

PB - Institute of Electrical and Electronics Engineers Inc.

Y2 - 7 August 2017 through 10 August 2017

ER -