Fast rate distortion optimization design for HEVC intra coding

Jia Hao Chang, Tian-Sheuan Chang

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Scopus citations

Abstract

Various coding structures and modes in the latest High Efficiency Video Coding (HEVC) standard result in significant computation of rate distortion optimization to decide the best one. To fit the real time demand, this paper proposes a hardware-friendly Rate-Distortion Estimation algorithm and its hardware design. For bit rate estimation, we propose a linear model based on the histogram of quantized coefficients instead of serial arithmetic coding computation in the reference software for speedup. For the distortion estimation, we use the transform domain instead of spatial domain estimation to save inverse transform computation. The simulation results shows 3.49% BD-rate increase on average compared to reference software. The hardware implementation with TSMC 90nm CMOS costs 50K logic gates which can support the processing with 16 pixels per cycle at 270MHz operation frequency.

Original languageEnglish
Title of host publication2015 IEEE International Conference on Digital Signal Processing, DSP 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages473-476
Number of pages4
ISBN (Electronic)9781479980581, 9781479980581
DOIs
StatePublished - 9 Sep 2015
EventIEEE International Conference on Digital Signal Processing, DSP 2015 - Singapore, Singapore
Duration: 21 Jul 201524 Jul 2015

Publication series

NameInternational Conference on Digital Signal Processing, DSP
Volume2015-September

Conference

ConferenceIEEE International Conference on Digital Signal Processing, DSP 2015
CountrySingapore
CitySingapore
Period21/07/1524/07/15

Keywords

  • distortion modeling
  • rate modeling
  • RDO

Fingerprint Dive into the research topics of 'Fast rate distortion optimization design for HEVC intra coding'. Together they form a unique fingerprint.

Cite this