ESD protection design to overcome internal damage on interface circuits of a CMOS IC with multiple separated power pins

Ming-Dou Ker*, Chyh Yih Chang, Yi Shu Chang

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

11 Scopus citations

Abstract

This paper reports a real case of electrostatic discharge (ESD) improvement on a complementary metal oxide semiconductor integrated circuit (IC) product with multiple separated power pins. After ESD stresses, the internal damage have been found to locate at the interface circuit connecting between different circuit blocks with different power supplies. Some ESD designs have been implemented to rescue this IC product to meet the required ESD specification. By adding only an extra ESD clamp N-channel metal oxide semiconductor with a channel width of 10 μm between the interface node and the ground line, the human-body-model (HBM) ESD level of this IC product can be improved from the original 0.5 to 3 kV. By connecting the separated vertical sync signal (VSS) power lines through the ESD conduction circuit to a common VSS ESD bus realized by the seal ring, the HBM ESD level of the enhanced version IC product with 12 separated power supplies pairs can be significantly improved from original 1 kV up to > 5 kV, without noise coupling issue.

Original languageEnglish
Pages (from-to)445-451
Number of pages7
JournalIEEE Transactions on Components and Packaging Technologies
Volume27
Issue number3
DOIs
StatePublished - 1 Sep 2004

Fingerprint Dive into the research topics of 'ESD protection design to overcome internal damage on interface circuits of a CMOS IC with multiple separated power pins'. Together they form a unique fingerprint.

Cite this