ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications

Ming-Dou Ker, Tung Yang Chen, Chung-Yu Wu, Hun Hsien Chang

Research output: Contribution to journalArticlepeer-review

59 Scopus citations

Abstract

An electrostatic discharge (ESD) protection design is proposed to solve the ESD protection challenge to the analog pins for high-frequency or current-mode applications. By including an efficient power-raits clamp circuit into the analog input/output (I/O) pin, the device dimension (W/L) of an ESD clamp device connected to the I/O pad in the analog ESD protection circuit can be reduced to only 50/0.5 (μm/μm) in a 0.35-μm silicided CMOS process, but it can sustain the human body model (HBM) and machine model (MM) ESD level of up to 6 kV (400 V). With such a smaller device dimension, the input capacitance of this analog ESD protection circuit can be significantly reduced to only approx. 1.0 pF (including the bond-pad capacitance) for high-frequency applications.

Original languageEnglish
Pages (from-to)1194-1199
Number of pages6
JournalIEEE Journal of Solid-State Circuits
Volume35
Issue number8
DOIs
StatePublished - 1 Aug 2000

Fingerprint Dive into the research topics of 'ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications'. Together they form a unique fingerprint.

Cite this