ESD implantations for on-chip ESD protection with layout consideration in 0.18-μm salicided CMOS technology

Ming-Dou Ker*, Che Hao Chuang, Wen Yu Lo

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

22 Scopus citations

Fingerprint Dive into the research topics of 'ESD implantations for on-chip ESD protection with layout consideration in 0.18-μm salicided CMOS technology'. Together they form a unique fingerprint.

Physics & Astronomy

Chemical Compounds

Engineering & Materials Science