Energy-Efficient Accelerator Design with 3D-SRAM and Hierarchical Interconnection Architecture for Compact Sparse CNNs

Chin Yang Lo, Po Tsang Huang, Wei Hwang

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Fingerprint Dive into the research topics of 'Energy-Efficient Accelerator Design with 3D-SRAM and Hierarchical Interconnection Architecture for Compact Sparse CNNs'. Together they form a unique fingerprint.

Engineering & Materials Science