Electrostatic discharge protection design for mixed-voltage CMOS I/O buffers

Ming-Dou Ker*, Chien Hui Chuang

*Corresponding author for this work

Research output: Contribution to journalArticle

21 Scopus citations

Abstract

A new electrostatic discharge (ESD) protection circuit, using the stacked-nMOS triggered silicon controlled rectifier (SNTSCR) as the ESD clamp device, is designed to protect the mixed-voltage I/O buffers of CMOS ICs. The new proposed ESD protection circuit, which combines the stacked-nMOS structure with the gate-coupling circuit technique into the SCR device, is fully compatible to general CMOS processes without causing the gate-oxide reliability problem. Without using the thick gate oxide, the experimental results in a 0.35-μm CMOS process have proven that the human-body-model ESD level of the mixed-voltage I/O buffer can be successfully increased from the original ∼2 kV to >8 kV by using this proposed ESD protection circuit.

Original languageEnglish
Pages (from-to)1046-1055
Number of pages10
JournalIEEE Journal of Solid-State Circuits
Volume37
Issue number8
DOIs
StatePublished - 1 Aug 2002

Keywords

  • ESD protection circuit
  • Electrostatic discharge (ESD)
  • Mixed-voltage I/O buffer
  • Silicon controlled rectifier (SCR)

Fingerprint Dive into the research topics of 'Electrostatic discharge protection design for mixed-voltage CMOS I/O buffers'. Together they form a unique fingerprint.

Cite this