Efficient IR drop analysis and alleviation methodologies using dual threshold voltages with gate resizing techniques

Yap Chung Phong*, Ching Hwa Cheng, Jiun-In  Guo

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

IR drop impacts circuit delay time and reliability. The IR drop comes from unexpected peak current (Ipeak) consumption. This paper proposes an efficient methodology with in-house EDA tools named IPR to analyze and reduce the Ipeak. IPR adopts dual threshold voltages (Vth) and gate resizing techniques, lowers the short, dynamic and static leakage current consumption without degrading system performance. IPR consists of two parts, i.e. Ipeak analysis and Ipeak alleviation processes. Nonlinear static/dynamic timing analysis techniques in cooperation with dual Vth cell library provide two kinds of accurate Ipeak calculation methods used in IPR. Using the incremental timing analysis, the Ipeak processing time can be accelerated. Demonstration of the ISCAS89 benchmark circuits shows that IPR can reduce Ipeak by 39%, power consumption by 14%, and delay time by 19%. In addition, it provides 334 times faster computation with 2% and 10% estimation errors of the Ipeak and power in gate level, respectively as compared to circuit level simulation results.

Original languageEnglish
Title of host publication1st International Conference on Green Circuits and Systems, ICGCS 2010
Pages129-132
Number of pages4
DOIs
StatePublished - 20 Sep 2010
Event1st International Conference on Green Circuits and Systems, ICGCS 2010 - Shanghai, China
Duration: 21 Jun 201023 Jun 2010

Publication series

Name1st International Conference on Green Circuits and Systems, ICGCS 2010

Conference

Conference1st International Conference on Green Circuits and Systems, ICGCS 2010
CountryChina
CityShanghai
Period21/06/1023/06/10

Keywords

  • Ir drop
  • Low power design
  • Peak current

Fingerprint Dive into the research topics of 'Efficient IR drop analysis and alleviation methodologies using dual threshold voltages with gate resizing techniques'. Together they form a unique fingerprint.

Cite this