EFFECTS OF SUBSTRATE RESISTANCE ON CMOS LATCHUP HOLDING VOLTAGES.

Rajesh K. Gupta*, Isami Sakai, Chen-Ming Hu

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

3 Scopus citations

Abstract

A method to estimate the effects of substrate resistances on the latchup holding voltage of CMOS integrated circuits is proposed. The estimated holding voltages are shown to be in reasonable agreement with the experimental data. Using this method, the effect is analyzed of several variables relating to the epitaxial substrate and/or the well-isolation trench on the latchup holding voltage. It is shown that there may exist a certain optimum epitaxial layer thickness that leads to a maximum latchup holding voltage and that even a shallow trench is effective in raising the holding voltage. Physical explanations are offered for the effects of the epitaxial layer and trench on the holding voltage. Examples are presented to illustrate the general effects of several design variables and to aid the design and interpretation of process experiments.

Original languageEnglish
Pages (from-to)2309-2316
Number of pages8
JournalIEEE Transactions on Electron Devices
VolumeED-34
Issue number11
DOIs
StatePublished - 1 Nov 1987

Fingerprint Dive into the research topics of 'EFFECTS OF SUBSTRATE RESISTANCE ON CMOS LATCHUP HOLDING VOLTAGES.'. Together they form a unique fingerprint.

Cite this