Dual-phase pipeline circuit design automation with a built-in performance adjusting mechanism

Yu Tzu Tsai; Cheng Chih Tsai; Cheng An Chien; Ching Hwa Cheng; Jiun-In  Guo

doi:10.1109/ASPDAC.2011.5722309

Dual-phase pipeline circuit design automation with a built-in performance adjusting mechanism

Yu Tzu Tsai^*, Cheng Chih Tsai, Cheng An Chien, Ching Hwa Cheng, Jiun-In Guo

^*Corresponding author for this work

Institute of Electronics

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

The high speed dual phase operation domino circuit, which includes high-performance and reliable characteristics is proposed, and the circuit design technique with practical implementation is presented. The cell-based automatic synthesis flow supports the quick design of high performance chips. The test chip of a dual-phase 64 bit high-speed multiplier with a built-in performance adjustment mechanism is successfully validated using TSMC 0.18 technology. The test chip shows x2.7 performance improvement compared to the conventional static CMOS logic design.

Original language	English
Title of host publication	2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011
Pages	85-86
Number of pages	2
DOIs	https://doi.org/10.1109/ASPDAC.2011.5722309
State	Published - 28 Mar 2011
Event	2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011 - Yokohama, Japan Duration: 25 Jan 2011 → 28 Jan 2011

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Conference

Conference	2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011
Country	Japan
City	Yokohama
Period	25/01/11 → 28/01/11

Keywords

Domino circuit
Pipeline

Access to Document

10.1109/ASPDAC.2011.5722309

Fingerprint Dive into the research topics of 'Dual-phase pipeline circuit design automation with a built-in performance adjusting mechanism'. Together they form a unique fingerprint.

Cite this

Tsai, Y. T., Tsai, C. C., Chien, C. A., Cheng, C. H., & Guo, J-I. (2011). Dual-phase pipeline circuit design automation with a built-in performance adjusting mechanism. In 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011 (pp. 85-86). [5722309] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2011.5722309

@inproceedings{e5f3fcb43dbf407c9df959250e03a21f,

title = "Dual-phase pipeline circuit design automation with a built-in performance adjusting mechanism",

abstract = "The high speed dual phase operation domino circuit, which includes high-performance and reliable characteristics is proposed, and the circuit design technique with practical implementation is presented. The cell-based automatic synthesis flow supports the quick design of high performance chips. The test chip of a dual-phase 64 bit high-speed multiplier with a built-in performance adjustment mechanism is successfully validated using TSMC 0.18 technology. The test chip shows x2.7 performance improvement compared to the conventional static CMOS logic design.",

keywords = "Domino circuit, Pipeline",

author = "Tsai, {Yu Tzu} and Tsai, {Cheng Chih} and Chien, {Cheng An} and Cheng, {Ching Hwa} and Jiun-In Guo",

year = "2011",

month = mar,

day = "28",

doi = "10.1109/ASPDAC.2011.5722309",

language = "English",

isbn = "9781424475155",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

pages = "85--86",

booktitle = "2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011",

note = "null ; Conference date: 25-01-2011 Through 28-01-2011",

}

Tsai, YT, Tsai, CC, Chien, CA, Cheng, CH & Guo, J-I 2011, Dual-phase pipeline circuit design automation with a built-in performance adjusting mechanism. in 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011., 5722309, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 85-86, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, Yokohama, Japan, 25/01/11. https://doi.org/10.1109/ASPDAC.2011.5722309

Dual-phase pipeline circuit design automation with a built-in performance adjusting mechanism. / Tsai, Yu Tzu; Tsai, Cheng Chih; Chien, Cheng An; Cheng, Ching Hwa; Guo, Jiun-In .

2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011. 2011. p. 85-86 5722309 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Dual-phase pipeline circuit design automation with a built-in performance adjusting mechanism

AU - Tsai, Yu Tzu

AU - Tsai, Cheng Chih

AU - Chien, Cheng An

AU - Cheng, Ching Hwa

AU - Guo, Jiun-In

PY - 2011/3/28

Y1 - 2011/3/28

N2 - The high speed dual phase operation domino circuit, which includes high-performance and reliable characteristics is proposed, and the circuit design technique with practical implementation is presented. The cell-based automatic synthesis flow supports the quick design of high performance chips. The test chip of a dual-phase 64 bit high-speed multiplier with a built-in performance adjustment mechanism is successfully validated using TSMC 0.18 technology. The test chip shows x2.7 performance improvement compared to the conventional static CMOS logic design.

AB - The high speed dual phase operation domino circuit, which includes high-performance and reliable characteristics is proposed, and the circuit design technique with practical implementation is presented. The cell-based automatic synthesis flow supports the quick design of high performance chips. The test chip of a dual-phase 64 bit high-speed multiplier with a built-in performance adjustment mechanism is successfully validated using TSMC 0.18 technology. The test chip shows x2.7 performance improvement compared to the conventional static CMOS logic design.

KW - Domino circuit

KW - Pipeline

UR - http://www.scopus.com/inward/record.url?scp=79952940382&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2011.5722309

DO - 10.1109/ASPDAC.2011.5722309

M3 - Conference contribution

AN - SCOPUS:79952940382

SN - 9781424475155

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 85

EP - 86

BT - 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011

Y2 - 25 January 2011 through 28 January 2011

ER -

Tsai YT, Tsai CC, Chien CA, Cheng CH, Guo J-I. Dual-phase pipeline circuit design automation with a built-in performance adjusting mechanism. In 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011. 2011. p. 85-86. 5722309. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2011.5722309