Design on the turn-on efficient power-rail ESD clamp circuit with stacked polysilicon diodes

Ming-Dou Ker*, T. Y. Chen

*Corresponding author for this work

Research output: Contribution to journalConference article

3 Scopus citations

Abstract

A novel power-rail ESD clamp circuit design by using stacked polysilicon diodes to trigger ESD protection device is proposed to achieve excellent on-chip ESD protection. Design methodology of this novel ESD clamp circuit has been derived in detail. Some controlled factors in the novel ESD clamp circuit can be exactly calculated to design a suitable ESD clamp circuit for different power supply applications. By adding this efficient power-rail ESD clamp circuit, the HBM ESD level of a CMOS IC product has been successfully improved from the original ∼200V to become ≥ 3kV.

Original languageEnglish
JournalMaterials Research Society Symposium - Proceedings
Volume626
StatePublished - 1 Jan 2001
EventThermoelectric Materials 2000-The Next Generation Materials for Small-Scale Refrigeration and Power Generation Applications - San Francisco, CA, United States
Duration: 24 Apr 200027 Apr 2000

Fingerprint Dive into the research topics of 'Design on the turn-on efficient power-rail ESD clamp circuit with stacked polysilicon diodes'. Together they form a unique fingerprint.

  • Cite this