Design of Power-Rail ESD Clamp with Dynamic Timing-Voltage Detection Against False Trigger during Fast Power-ON Events

Jie Ting Chen, Ming-Dou Ker*

*Corresponding author for this work

Research output: Contribution to journalArticle

4 Scopus citations

Abstract

The RC-based power-rail electrostatic discharge (ESD) clamp with nMOS of large size has been widely utilized to enhance the ESD robustness of CMOS integrated circuits. However, such circuit design that only detects the rising time of ESD pulse may be accidentally triggered in some conditions, such as fast power-ON, hot-plug, and envelope tracking applications. In this paper, a new power-rail ESD clamp circuit with transient and voltage detection function has been proposed and implemented in a 0.18- mu m 1.8-V CMOS technology. The measurement results from the silicon chip have demonstrated that the new proposed power-rail ESD clamp circuit with adjustable minimum starting voltage (V) can achieve good ESD robustness and avoid triggering under fast power-ON condition. In addition, the proposed circuit has a low standby leakage current of 270 nA at 125 °C under normal power-ON condition.

Original languageEnglish
Pages (from-to)838-846
Number of pages9
JournalIEEE Transactions on Electron Devices
Volume65
Issue number3
DOIs
StatePublished - 1 Mar 2018

Keywords

  • Diode string
  • electrostatic discharge (ESD)
  • ESD protection
  • power-rail ESD clamp circuit

Fingerprint Dive into the research topics of 'Design of Power-Rail ESD Clamp with Dynamic Timing-Voltage Detection Against False Trigger during Fast Power-ON Events'. Together they form a unique fingerprint.

Cite this