Design of millimeter-wave CMOS frequency tripler

Tzu Chao Yan*, Chien-Nan Kuo

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The design of millimeter-wave frequency triplers using sub-harmonic mixing and injection-locking is discussed. The design goals are aimed at low power consumption, high harmonic rejection, and bandwidth extension. Several circuit design techniques will be reviewed for consideration of these goals. These frequency triplers are all designed and implemented in CMOS technology.

Original languageEnglish
Title of host publication2011 International SoC Design Conference, ISOCC 2011
Pages116-119
Number of pages4
StatePublished - 1 Dec 2011
Event8th International SoC Design Conference 2011, ISOCC 2011 - Jeju, Korea, Republic of
Duration: 17 Nov 201118 Nov 2011

Publication series

Name2011 International SoC Design Conference, ISOCC 2011

Conference

Conference8th International SoC Design Conference 2011, ISOCC 2011
CountryKorea, Republic of
CityJeju
Period17/11/1118/11/11

Keywords

  • Frequency tripler
  • Harmonic rejection ratio
  • Injection-locking
  • Sub-harmonic mixer

Fingerprint Dive into the research topics of 'Design of millimeter-wave CMOS frequency tripler'. Together they form a unique fingerprint.

  • Cite this

    Yan, T. C., & Kuo, C-N. (2011). Design of millimeter-wave CMOS frequency tripler. In 2011 International SoC Design Conference, ISOCC 2011 (pp. 116-119). (2011 International SoC Design Conference, ISOCC 2011).