Design of a systolic array system for linear state equations.

Shyh-Jye Jou*, Chein Wei Jen, Wen Zen Shen

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

The dependence-graph (DG) approach is extended and applied to the systematic design of a systolic array system. Two DGs that represent two different but data-dependent process algorithms are first linked together. Tag bits are added onto index nodes in this linked DG and used to indicate the different functions to be executed on single processor element. By applying the conventional time-scheduling and node-assignment procedures to this tagged DG, the interfacing communication problem of a systolic array system can be solved and the optimal latency can be easily obtained. Using this method, an optimal linear-state solver has been designed.

Original languageEnglish
Title of host publicationProc Int Conf on Systolic Arrays
PublisherPubl by IEEE
Pages275-284
Number of pages10
ISBN (Print)0818688602
DOIs
StatePublished - 1 Dec 1988

Publication series

NameProc Int Conf on Systolic Arrays

Fingerprint Dive into the research topics of 'Design of a systolic array system for linear state equations.'. Together they form a unique fingerprint.

Cite this