Design-for-debug layout adjustment for FIB probing and circuit editing

Kuo An Chen*, Tsung Wei Chang, Meng Chen Wu, Chia-Tso Chao, Jing Yang Jou, Sonair Chen

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

1 Scopus citations

Abstract

While the technology node continually and aggressively scales, the resolution of FIB techniques does not scale as fast. Thus, the percentage of nets which can be observed or repaired through FIB probing or circuit editing is significantly decreased for advanced process technologies, which limits the candidates that can be physically examined through the FIB techniques during the debugging process. This paper introduces a design-for-debug framework which can adjust the layout to increase the FIB observable rate and the FIB repairable rate for its signals. The layout adjustment is made through pre-defined simple operations subject to the design rules and the timing constraints. Hence, the proposed framework does not require a complicated router as its core and can be applied in conjunction with any commercial APR tool. The experimental result based on an 90nm technology has demonstrated that the proposed DFD framework can effectively increase the FIB observable and repairable rates under different parameter settings while the overall area and circuit performance remain the same.

Original languageEnglish
Article number6139155
JournalProceedings - International Test Conference
DOIs
StatePublished - 1 Dec 2011
EventInternational Test Conference 2011, ITC 2011 - Anaheim, CA, United States
Duration: 18 Sep 201123 Sep 2011

Fingerprint Dive into the research topics of 'Design-for-debug layout adjustment for FIB probing and circuit editing'. Together they form a unique fingerprint.

Cite this