Design exploration of a Spurious Power Suppression Technique (SPST) and its applications

Kuan Hung Chen*, Kuo Chuan Chao, Jinn Shyan Wang, Yuan Sun Chu, Jiun-In Guo

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Scopus citations

Abstract

This paper presents the design exploration and application of a technique to suppress the spurious power dissipation existed in the data-paths for multimedia VLSI designs. The proposed technique adopts the design concept of separating the arithmetic units into Most Significant Part (MSP) and Least Significant Part (LSP), and then freezing the MSP whenever this part of circuits does no affect the computation result. This paper first explores three implementation approaches of realizing the SPST-based design concept to decide the most efficient one, and then uses this approach to reduce the spurious power of the multitransform coding design in H.264 systems. The post-layout simulations show that the proposed SPST can save average 27.38% of power dissipation of the multi-transform design.

Original languageEnglish
Title of host publication2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005
PublisherIEEE Computer Society
Pages341-344
Number of pages4
ISBN (Print)0780391624, 9780780391628
DOIs
StatePublished - 1 Nov 2005
Event1st IEEE Asian Solid-State Circuits Conference, ASSCC 2005 - Hsinchu, Taiwan
Duration: 1 Nov 20053 Nov 2005

Publication series

Name2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005

Conference

Conference1st IEEE Asian Solid-State Circuits Conference, ASSCC 2005
CountryTaiwan
CityHsinchu
Period1/11/053/11/05

Keywords

  • H. 264
  • Power optimization
  • Transform coding

Fingerprint Dive into the research topics of 'Design exploration of a Spurious Power Suppression Technique (SPST) and its applications'. Together they form a unique fingerprint.

  • Cite this

    Chen, K. H., Chao, K. C., Wang, J. S., Chu, Y. S., & Guo, J-I. (2005). Design exploration of a Spurious Power Suppression Technique (SPST) and its applications. In 2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005 (pp. 341-344). [4017601] (2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005). IEEE Computer Society. https://doi.org/10.1109/ASSCC.2005.251735