Design and implementation of sensorless capacitor voltage balancing control for three-level boosting PFC

Hung-Chi Chen, Jhen Yu Liao

Research output: Contribution to journalArticle

18 Scopus citations

Abstract

Compared with the conventional boosting PFC converter, the three-level boosting PFC converter has two cascaded switches and two cascaded capacitors across the dc-side voltage. Two capacitor voltages may be different due to their mismatched equivalent series resistance, their mismatched capacitance, and the mismatched conducting time of the corresponding switches. It follows that the controller needs to sense the capacitor voltages to balance both capacitor voltages. In this paper, the sensorless capacitor voltage balancing control (SCVBC) without sensing the capacitor voltages is proposed, and the total number of the feedback signals is saved. The proposed SCVBC is digitally implemented in an FPGA-based system. The provided simulated and experimental results also demonstrate the proposed SCVBC.

Original languageEnglish
Article number6587075
Pages (from-to)3808-3817
Number of pages10
JournalIEEE Transactions on Power Electronics
Volume29
Issue number7
DOIs
StatePublished - 1 Jul 2014

Keywords

  • Sensorless control
  • voltage-balancing control

Fingerprint Dive into the research topics of 'Design and implementation of sensorless capacitor voltage balancing control for three-level boosting PFC'. Together they form a unique fingerprint.

  • Cite this