Design and analysis of an ATM switch with priority discarding scheme

Kuo-Chen Wang*, H. J. Wang

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

1 Scopus citations

Abstract

In this paper, we propose an N x N high speed and non-blocking asynchronous transfer mode (ATM) switch with input and output buffers. In this switch, each buffer adopts a priority discarding scheme, which discards incoming cells of low-priority traffic when its queue length is greater than a predefined threshold value. Our switch also supports broadcast/multicast functions without increasing the cost and imposing a significant performance penalty. We use the discrete-time Markov chain model to analyze cell delay and cell loss probability for each traffic class. An example 4 x 4 ATM switch has been described with VHDL. We have verified the functionality of the switch via VHDL simulation, and have synthesized the switch to evaluate its area and timing. Experimental results and synthesis results show that our proposed ATM switch can meet a requirement for high speed and support QOS.

Original languageEnglish
Pages (from-to)229-243
Number of pages15
JournalJournal of Information Science and Engineering
Volume17
Issue number2
DOIs
StatePublished - 1 Mar 2001

Keywords

  • ATM switch
  • High speed
  • Multiple-bus
  • Priority discarding scheme
  • QOS
  • VHDL

Fingerprint Dive into the research topics of 'Design and analysis of an ATM switch with priority discarding scheme'. Together they form a unique fingerprint.

Cite this